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Fundamental physical properties limiting the performance of spin field effect transistors are com-
pared to those of ordinary (charge-based) field effect transistors. Instead of raising and lowering a
barrier to current flow these spin transistors use static spin-selective barriers and gate control of spin
relaxation. The different origins of transistor action lead to distinct size dependences of the power
dissipation in these transistors and permit sufficiently small spin-based transistors to surpass the
performance of charge-based transistors at room temperature or above. This includes lower thresh-
old voltages, smaller gate capacitances, reduced gate switching energies and smaller source-drain
leakage currents.
Spin-based electronic devices currently have broad
commercial applications to magnetic field sensors and
non-volatile memory devices1,2. Semiconductor spin-
based electronic devices3 have been shown to permit
switching, modulation and gain, along with new func-
tionality (principally non-volatility and spin-selective
properties)4,5,6,7,8. As the management of active and
leakage power dissipation is a key roadblock to scaling of
traditional charge-based transistors beyond 20109,10,11,
assertions1,3 that spin-based devices may permit lower-
power operation through the incorporation of reconfig-
urable logic chips into devices, or lower-power spin-based
switching, have attracted considerable attention. Despite
this, no quantitative comparisons of the key elements of
transistor power dissipation, the leakage current and gate
switching energies, have been performed between spin-
based insulated gate field-effect transistors and charge-
based metal oxide semiconductor field-effect transistors
(MOSFETs) (although Ref. 12 reports some narrowly-
focused calculations).
Here the performance of an individual spin transis-
tor device is directly compared with current and future
MOSFETs. This comparison relies on calculations of
the leakage current and gate switching energy, in addi-
tion to the gate switching speed, source-drain saturation
current and gate capacitance for a spin transistor. The
semiconductor roadmap11 identifies three principal paths
for complementary metal oxide semiconductor (CMOS)
transistor structures: high-performance, low operating
power, and low standby power designs. As the focus
here is on fundamental power dissipation limits the com-
parisons here will consider those CMOS transistors with
the most stringent power requirements, the low standby
power (LSTP) development path. A principal conclu-
sion is that the leakage current and switching energies of
the spin transistor can be made significantly smaller than
those of current and future LSTP CMOS transistors, in-
cluding those scheduled for introduction on the semicon-
ductor roadmap11 in 2018. This superior performance is
tied to fundamental aspects of spin-based switching in an
individual device. Some essential challenges that need to
be overcome in order to achieve this level of performance
in a spin transistor are also identified.
In order to make a direct comparison at the individ-
ual transistor level, a spin transistor design is consid-
ered whose source, drain, and gate contacts are in local
equilibrium. Thus the spin transistor cannot pass on a
quantum-mechanically coherent current to the next tran-
sistor in a circuit, such as would be the case, e.g., if the
next transistor in the circuit used the spin polarization of
the drain current of the previous transistor. This signifi-
cantly restricts the potential designs for spintronic logic.
Better performance might be achievable for a circuit us-
ing these more general designs than would be predicted
based on individual transistor performance, however this
approach still illuminates many key potential advantages
of spin transistors.
The role of the barrier to current flow differs qualita-
tively in the two FET designs. Shown in Fig. 1(a) is a
schematic of the “off” and the “on” positions of the bar-
rier in a MOSFET. The electrons attempt to move from
left to right (in a MOSFET this barrier is between the
source and the drain) through a channel which is either
insulating (off) or conducting (on). The height of the
barrier, Vth, is controlled by a gate contact. For LSTP
CMOS the barrier is designed to be at least 400 mV high,
corresponding to ∼ 16kBT at room temperature, where
kB is Boltzmann’s constant and T is the temperature.
This is the minimum barrier height to reduce the ratio
of the thermally excited current over the barrier in the
off state to the current in the on state to ∼ 10−7. An-
other central characteristic of the MOSFET is the gate
capacitance Cg, which is proportional to the area of the
region of the channel that is blocked with this barrier.
The switching energy is CgV
2
th/2 (half the power-delay
product11) and the switching time is proportional to Cg.
If the gate capacitance is too low the barrier becomes
thin enough that carriers can tunnel through it and the
leakage current rises, but if the capacitance is too high
the switching time is long and the switching energy high.
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FIG. 1: Schematic barriers used in (a) a MOSFET and (b) a
spin-based FET. A MOSFET works by controlling the height
of the barrier, with a barrier height and width largely deter-
mined by the desired on-off current ratio and leakage current.
The spin-based FET considered here works by controlling the
nature of the initial state moving past the barrier in (b); if
the initial state is fully spin polarized the transistor is off,
otherwise it is on.
The spin transistor design considered here is based on
the spin-dependent barrier shown in Fig. 1(b). A high,
thick barrier is present for one spin orientation (shown
as spin-up in the figure), and no barrier is present for the
other spin orientation (shown as spin-down). Such a spin-
dependent barrier may be realized, for example, using a
half-metallic ferromagnetic contact13 or a spin-selective
resonant tunneling diode8,14,15,16,17. If the carriers at-
tempting to move through the barrier are entirely polar-
ized spin-up then they cannot move through the barrier.
If the carriers are polarized spin-down, or are a mixture of
spin-up and spin-down, then carriers can move through
the barrier with ease. Switching the transistor from on
to off consists of switching the carrier orientation from
fully polarized spin-up to unpolarized with a gate field.
As switching the transistor does not involve raising and
lowering a barrier, the barrier for spin-up carriers can
be much higher than 400 mV and can be thick, without
negative consequences for the on-off ratio or the leakage
current. CMOS’s tradeoff between dynamic and static
power dissipation, which represents a central roadblock
to scaling9,10,11, is therefore eliminated in the spin tran-
sistor.
Such a barrier can generate gain when it is used in
a transistor geometry8, as shown in Fig. 2. This spin
transistor has very different performance characteristics
from MOSFETs. Two oppositely-aligned spin-selective
barriers are placed in series, so without any spin-flip in
the channel, Fig. 2(a), no source-drain current flows. No
significant leakage current comes from tunneling through
the barriers of the spin transistor, so the leakage current
in the off state originates principally from spin-flip pro-
cesses. These can occur in the barrier between the source
and the channel, in the channel itself, or in the barrier
between the channel and the drain. As the channel is
the largest region we would expect channel spin relax-
ation processes to dominate the leakage current when
the device is off. When spin-flip in the channel is rapid,
Fig. 2(b), source-drain current flows. For a quantum well
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FIG. 2: (a) Spin transistor in off configuration. (b) Spin
transistor in on configuration.
channel the current from spin relaxation processes
ISD =
Aen
2τtransit
(
1− e−τtransit/T1
)
(1)
where ISD is the source-drain current, A is the area of the
channel, e is the electron charge, n is the two-dimensional
electron density in the channel, τtransit is the carrier tran-
sit time through the device, and T1 is the longitudinal
relaxation time of the magnetization (half the spin-flip
time for individual carriers). In the limit T1 ≫ τtransit
this becomes ISD = Aen/2T1 and the on-off ratio for the
transistor is the ratio of T1 in the off state to T1 in the
on state (independent of the gate capacitance).
Spin relaxation in the quantum well is controlled by
the gate electric field E, and the spin relaxation rate is
proportional to E2. In the absence of an applied electric
field the spin relaxation rate in (110) zincblende quantum
wells is quite long18,19. The dominant relaxation mech-
anism in zincblende quantum wells, precessional deco-
herence, does not contribute, leaving residual spin relax-
ation from stray electric fields, from spin-flip scattering
processes, and from nuclear interactions. Although the
limits of these mechanisms are not well-known, spin life-
times in excess of 100 ns have been observed in GaAs,
and we take a spin lifetime of 1 µs, corresponding to
stray electric fields of 200 V/cm (or drift velocities of
∼ 107 cm/s) in the structure of Ref. 8. The lower limit
of the spin lifetime achievable by electric-field tuning is
also not known, although tuned times shorter than 10 ps
have been achieved20. The spin lifetime desired for the
on state (here assumed to be 10 ps) determines the elec-
tric field in the on state, Eon. The threshold voltage is
then
Vth = EonD, (2)
where D is the thickness of the channel quantum well.
In CMOS FETs to keep the leakage current low either
a high barrier (larger Eon) or thick barrier (larger gate
length, and thus larger A) is required. Thus Eon depends
3indirectly on A. The gate capacitance Cg depends on the
channel area and a thickness d, determined by the oxide
layer,
Cg = ǫ0ǫrA/d, (3)
where ǫ0 is the permittivity of vacuum and ǫr the rela-
tive dielectric constant of the region of gate voltage drop.
Thus in CMOS FETs Vth depends indirectly on Cg. No
such connection between Vth and Cg is apparent for the
spin transistor. Furthermore, for the spin transistor, the
thickness d is the quantum well thickness D.
Gate switching speeds are determined by the time re-
quired to charge the capacitor on the next transistor (in-
trinsic switching delay), hence τswitch = VthCg/(ISD,sat).
For the spin transistor both Cg and ISD,sat are propor-
tional to the channel area, and Vth is independent of it,
therefore the gate switching time for a fixed on-off ratio
is independent of the channel area and depends on
τswitch = 2EonT1,onǫ0ǫsc/en. (4)
The power-delay product for a fixed on-off ratio, CgV
2
th,
shrinks proportionally as the area shrinks, as does the
leakage current in the off state. Independent of specific
designs these scaling features can be summarized as a
switching speed and on-off ratio independent of device
area, and a power dissipation from both dynamic sources
(switching energy) and static sources (leakage current)
that is proportional to device area. These very differ-
ent scaling relations from MOSFETs imply that the per-
formance of spin-based transistors will improve as they
become smaller.
Although the scaling relationships indicate that a suf-
ficiently small spin transistor can be superior to a MOS-
FET, a comparison with a specific design (such as that of
Ref. 8) provides a current benchmark. In Ref. 8 a doping
level of n = 2 × 1011 cm−2 in the channel was chosen,
but a factor of ten larger doping still permits the spin
filtering into and out of the channel to be efficient. The
comparison here will use n = 2× 1012 cm−2. An applied
electric field of 50 kV/cm across an InAs/AlSb quantum
well that is 200A˚ thick reduces the T1 to 10 ps, corre-
sponding to Vth = 100 mV, compared with a projected
value of 400 mV for LSTP CMOS in 2018. The lower
threshold voltage for the spin transistor is an indication
of the small energies required to relax spins. A 1 meV
spin splitting from a magnetic field can cause a spin to
completely reorient by precession in only 1 ps. A thresh-
old voltage as large as 100 mV is needed only because
spin relaxation occurs from internal magnetic fields gen-
erated indirectly by the gate electric field through the
spin-orbit interaction.
To evaluate the dynamic power dissipation (deter-
mined by the power-delay product) a channel area must
be chosen. For a gate length of 10 nm and width of 1 µm
the Cg = 5 × 10
−17F (5 times lower than a 2018 LSTP
CMOS11 transistor of the same gate length and width)
and the power-delay product is 5× 10−19J, compared to
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FIG. 3: (a) Current-voltage relationship for spin transistors
with channel lengths of (dashed line) 100 nm and (solid line)
10 nm. (b) Leakage current as a function of channel length.
the 500 times larger value for a 2018 LSTP CMOS tran-
sistor.
Figure 3 shows current-voltage curves for spin transis-
tors with differing channel lengths and reflects the scaling
behavior of the static power dissipation. Fig. 3(a) shows
that, as the channel length is reduced from 100 nm to
10 nm, the current in the off state is reduced correspond-
ingly. Fig. 3(b) shows the dependence of the source-drain
leakage current on the channel length, indicating that as
the channel is made shorter the leakage decreases. CMOS
FETs, in contrast, have increasing source-drain leakage
currents as the channel length is decreased. Compared
with 2018 CMOS, with 100pA/µm leakage currents, the
spin transistor will have a lower leakage current for chan-
nel lengths smaller than 60 nm. For the 10 nm long
structure described above the leakage current is 6 times
smaller, leading to 6 times less static power dissipation.
The above quantities predict a switching time τswitch,
from Eq. 4, of 3 ps, independent of the channel length or
width. This switching time is longer than the 2018 LSTP
CMOS value of 0.3 ps. A summary of the compared
4TABLE I: Summary of the comparison between the spin tran-
sistor design of Ref. 8 and 2018 LSTP CMOS11.
spin CMOS
gate length (nm) 10 10
gate capacitance Cg (fF/µm) 0.05 0.25
threshold voltage Vth (V) 0.1 0.4
static leakage current Isd,leak (pA/µm) 16 100
power-delay product (eV/µm) 3 1500
switching time τswitch (ps) 3 0.3
quantities in Table I indicates that the spin transistor
compares favorably with 2018 LSTP CMOS for all prop-
erties except the switching time. One strategy for reduc-
ing the switching time would be to increase the threshold
voltage (which, however, also increases the gate switch-
ing energy). A better approach may be to use a material
with a larger spin-orbit interaction strength (such as InSb
or an InAs/GaSb superlattice).
An in-depth comparison of a spin transistor design
with CMOS design goals for 2018 indicates that, due to
their reliance on spin-based switching, the spin transis-
tors can be expected to have superior dynamic and static
power dissipation properties. Switching times in a partic-
ular spin transistor design (Ref. 8) are longer than those
of 2018 CMOS, but can be brought more in line by in-
creasing the channel doping. The superior switching time
of 2018 CMOS is predicated on the ability to achieve
107 on-off ratios in devices with the above characteris-
tics, whereas the estimated spin transistor on-off ratio is
105. Increasing the on-off ratio to 107 in spin transis-
tors by lengthening the off spin lifetimes would require
room-temperature spin lifetimes ∼ 100µs. Although spin
lifetimes in excess of 1 ms have been measured in quan-
tum dots at low temperature21, achieving such lifetimes
at room temperature may be very challenging. Our re-
sults rely on the development of suitable spin-dependent
barrier contacts8,13,14,15,16,17. The 2018 semiconductor
roadmap numbers, however, all correspond to goals with
no known solution at the present time.
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